

**8-BIT PARALLEL-IN SERIAL-OUT SHIFT REGISTER**

## DESCRIPTION

The M74LS165AP is a semiconductor integrated circuit containing an 8-bit serial/parallel input – serial output shift register function.

## FEATURES

- Parallel-to-serial data conversion
- Complementary output ( $Q_7$  and  $\bar{Q}_7$ )
- Direct overriding load (data) input
- Clock inhibit input
- Wide operating temperature range ( $T_a = -20 \sim +75^\circ C$ )

## APPLICATION

General purpose, for use in industrial and consumer equipment

## FUNCTIONAL DESCRIPTION


This device is configured from eight R-S-T flip-flop circuits and is designed to accept serial data input through  $D_S$ , or parallel data input through  $D_0 \sim D_7$ .

When  $D_S$  is used as the input, a clock pulse is applied to clock input T when load input LOAD is high-level and the clock inhibit input  $T_{INH}$  is low-level.

Shift operations are initiated upon T transitioning from low to high, and the data present at  $D_S$  appears as an output pulse from  $Q_7$ ,  $\bar{Q}_7$  of the 8th flip-flop circuit. The output at  $\bar{Q}_7$  is always an inverted value of that present at  $Q_7$ .

When  $D_0 \sim D_7$  is used as the input, LOAD is active-low. Since  $D_0 \sim D_7$  are entered at the direct-set, direct-reset input of each flip-flop, read is executed regardless of the status of other inputs.

## PIN CONFIGURATION (TOP VIEW)




Outline 16P4

Care should be exercised to prevent the recording of erroneous data caused by a change in the value of  $D_0 \sim D_7$  when LOAD switches from low to high-value. Also, when  $T_{INH}$  is high, a shift operation will not be effected with clock pulse input. When T is low-level, and  $T_{INH}$  transits from low to high, a 1-bit shift operation will be executed.

M74LS165AP is an enhanced-performance version of M74LS165P having modified switching characteristics.

## BLOCK DIAGRAM



**8-BIT PARALLEL-IN SERIAL-OUT SHIFT REGISTER**

**FUNCTION TABLE** (Note 1)


Inputs					Internal Outputs		Output
LOAD	T <sub>INH</sub>	T	D <sub>S</sub>	D <sub>0</sub> ...D <sub>7</sub>	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>7</sub>
L	X	X	X	D <sub>0</sub> ...D <sub>7</sub>	D <sub>0</sub>	D <sub>1</sub>	D <sub>7</sub>
H	L	L	X	X	Q <sub>0</sub> <sup>0</sup>	Q <sub>1</sub> <sup>0</sup>	Q <sub>7</sub> <sup>0</sup>
H	L	↑	H	X	H	Q <sub>0</sub> <sup>0</sup>	Q <sub>6</sub> <sup>0</sup>
H	L	↑	L	X	L	Q <sub>0</sub> <sup>0</sup>	Q <sub>6</sub> <sup>0</sup>
H	H	X	X	X	Q <sub>0</sub> <sup>0</sup>	Q <sub>1</sub> <sup>0</sup>	Q <sub>7</sub> <sup>0</sup>

Note 1. X : Irrelevant

↑ : Transition from low to high (positive edge trigger)

Q<sup>0</sup> : Status of output before ↑ of T

**TIMING DIAGRAM**



8-BIT PARALLEL-IN SERIAL-OUT SHIFT REGISTER

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -20 \sim +75^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
V <sub>CC</sub>	Supply voltage		-0.5 ~ +7	V
V <sub>I</sub>	Input voltage		-0.5 ~ +15	V
V <sub>O</sub>	Output voltage	High-level state	-0.5 ~ V <sub>CC</sub>	V
T <sub>OPR</sub>	Operating free-air ambient temperature range		-20 ~ +75	°C
T <sub>STG</sub>	Storage temperature range		-65 ~ +150	°C

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -20 \sim +75^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	4.75	5	5.25	V
I <sub>OH</sub>	High-level output current	V <sub>OH</sub> ≥ 2.7V	0	-400	μA
I <sub>OL</sub>	Low-level output current	V <sub>OL</sub> ≤ 0.4V	0	4	mA
		V <sub>OL</sub> ≤ 0.5V	0	8	mA

**ELECTRICAL CHARACTERISTICS** ( $T_a = -20 \sim +75^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ*	Max	
V <sub>IH</sub>	High-level input voltage		2			V
V <sub>IL</sub>	Low-level input voltage				0.8	V
V <sub>IC</sub>	Input clamp voltage	V <sub>CC</sub> = 4.75V, I <sub>IC</sub> = -18mA			-1.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = 4.75V, V <sub>I</sub> = 0.8V V <sub>I</sub> = 2V, I <sub>OH</sub> = -400μA	2.7	3.5		V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = 4.75V	I <sub>OL</sub> = 4mA	0.25	0.4	V
		V <sub>I</sub> = 0.8V, V <sub>I</sub> = 2V	I <sub>OL</sub> = 8mA	0.35	0.5	V
I <sub>II</sub>	High-level input current	V <sub>CC</sub> = 5.25V, V <sub>I</sub> = 2.7V			20	μA
		V <sub>CC</sub> = 5.25V, V <sub>I</sub> = 10V			0.1	mA
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = 5.25V, V <sub>I</sub> = 0.4V			-0.4	mA
I <sub>OS</sub>	Short-circuit output current (Note 3)	V <sub>CC</sub> = 5.25V, V <sub>O</sub> = 0V	-20		-100	mA
I <sub>CC</sub>	Supply current	V <sub>CC</sub> = 5.25V (Note 4)		18	30	mA

\* : All typical values are at  $V_{CC} = 5V$ ,  $T_a = 25^\circ\text{C}$ .

Note 2: All measurements should be done quickly, and not more than one output should be shorted at a time.


3. With the outputs open, clock inhibit and clock at 4.5V, and a clock pulse applied to the LOAD input, I<sub>CC</sub> is measured first with the parallel inputs at 4.5V, then with the parallel inputs grounded.

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V$ ,  $T_a = 25^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f <sub>max</sub>	Maximum clock frequency		25	38		MHz
t <sub>PLH</sub>	Low-to-high-level, high-to-low-level output propagation time, from input LOAD to outputs Q <sub>7</sub> and $\overline{Q}_7$		17	35		ns
t <sub>PHL</sub>	Low-to-high-level, high-to-low-level output propagation time, from input T to outputs Q <sub>7</sub> and $\overline{Q}_7$		20	35		ns
t <sub>PLH</sub>	Low-to-high-level, high-to-low-level output propagation time, from input D <sub>7</sub> to output Q <sub>7</sub>		14	25		ns
t <sub>PHL</sub>	Low-to-high-level, high-to-low-level output propagation time, from input D <sub>7</sub> to output $\overline{Q}_7$		13	25		ns
t <sub>PLH</sub>	Low-to-high-level, high-to-low-level output propagation time, from input D <sub>7</sub> to output Q <sub>7</sub>		9	25		ns
t <sub>PHL</sub>	Low-to-high-level, high-to-low-level output propagation time, from input D <sub>7</sub> to output $\overline{Q}_7$		20	30		ns
t <sub>PLH</sub>	Low-to-high-level, high-to-low-level output propagation time, from input D <sub>7</sub> to output Q <sub>7</sub>		16	30		ns
t <sub>PHL</sub>	Low-to-high-level, high-to-low-level output propagation time, from input D <sub>7</sub> to output $\overline{Q}_7$		12	25		ns

**8-BIT PARALLEL-IN SERIAL-OUT SHIFT REGISTER**

Note 4. Measurement Circuit





(1) The pulse generator (PG) has the following characteristics:  
PRR = 1MHz,  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$ ,  $t_w = 500\text{ns}$ ,  $V_p = 3V_{P-P}$ ,  
 $Z_0 = 50\Omega$ .

(2)  $C_L$  includes probe and jig capacitance.

**TIMING REQUIREMENTS** ( $V_{CC}=5V$ ,  $T_a=25^\circ C$ , unless otherwise noted)

Symbol	Parameter	Test conditions			Unit
		Min	Typ	Max	
$t_w(T)$	Clock pulse width	25	13		ns
$t_w(LOAD)$	LOAD low-level pulse width	15	12		ns
$t_{SU}(T_{INH})$	Setup time $T_{INH}$ to T	30	13		ns
$t_{SU}(D_0-D_7)$	Setup time $D_0 \sim D_7$ to LOAD	10	9		ns
$t_{SU}(D_S)$	Setup time $D_S$ to T	20	8		ns
$t_{SU}(LOAD)$	Setup time LOAD to T	45	0		ns
$t_h$	Hold time	0	0		ns

**TIMING DIAGRAM (Reference level = 1.3V)**




MITSUBISHI LSTTLs  
PACKAGE OUTLINES

MITSUBISHI {DGTL LOGIC} 07E D | 6249827 0013561 3

T-90-20


**TYPE 14P4 14-PIN MOLDED PLASTIC DIL**

Dimension in mm



**TYPE 16P4 16-PIN MOLDED PLASTIC DIL**

Dimension in mm



**TYPE 20P4 20-PIN MOLDED PLASTIC DIL**

Dimension in mm

