### 74AC11652 OCTAL BUS TRANSCEIVER AND REGISTERS WITH 3-STATE OUTPUTS

DW PACKAGE

SCAS088A - DECEMBER 1989 - REVISED APRIL 1996

- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- Inverting Data Paths
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations Minimize High-Speed Switching Noise
- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C

### description

The 74AC11652 consists of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal

(TOP VIEW) **OEAB** 28 CLKAB 27 🛮 SAB Α1 2 Α2 3 26 B1 A3 25 ¶ B2 4 A4 24 ∏ B3 23 N B4 GND 6 GND 22 V<sub>CC</sub> 21 V<sub>CC</sub> GND GND 9 20 B5 A5 10 19 **∏** B6 18 B7 A6 11 П ва A7 12 17 **A8** 13 16 CLKBA **OEBA** 15 **∏** SBA 14

storage registers. Output-enable (OEAB and  $\overline{OEBA}$ ) inputs are provided to control the transceiver functions. The select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 74AC11652.

Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs, regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set remains at its last state.

The 74AC11652 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated






Figure 1. Bus-Management Functions




#### **FUNCTION TABLE**

INPUTS		rs			DATA	A 1/0†	OPERATION OR FUNCTION	
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	OPERATION OR FUNCTION
L	Н	L	L	Х	Х	Input	Input	Isolation
L	Н	$\uparrow$	$\uparrow$	X	X	Input	Input	Store A and B data
X	Н	$\uparrow$	L	X	X	Input	Unspecified <sup>‡</sup>	Store A, hold B
н	Н	$\uparrow$	$\uparrow$	X‡	X	Input	Output	Store A in both registers
L	X	L	$\uparrow$	X	X	Unspecified <sup>‡</sup>	Input	Hold A, store B
L	L	$\uparrow$	$\uparrow$	X	χ‡	Output	Input	Store B in both registers
L	L	Χ	Χ	X	L	Output	Input	Real-time B data to A bus
L	L	Χ	L	X	Н	Output	Input	Stored B data to A bus
Н	Н	Χ	Χ	L	X	Input	Output	Real-time A data to B bus
н	Н	L	Χ	Н	X	Input	Output	Stored A data to B bus
н	L	L	L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus

<sup>†</sup> The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or OEBA inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition on the clock inputs.

### logic symbol§




§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



<sup>‡</sup> Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered to load both registers.

### logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, VO (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V <sub>CC</sub> or GND	±200 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2)	1.7 W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>2.</sup> The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

### recommended operating conditions

			MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		3	5	5.5	V	
		V <sub>CC</sub> = 3 V	2.1				
٧ <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			V	
		V <sub>CC</sub> = 5.5 V	3.85				
		V <sub>CC</sub> = 3 V			0.9		
$\vee_{IL}$	Low-level input voltage V <sub>CC</sub> = 4.5 V				1.35	V	
		V <sub>CC</sub> = 5.5 V			1.65		
VI	Input voltage		0		VCC	V	
VO	Output voltage		0		VCC	V	
		V <sub>CC</sub> = 3 V			-4		
lон	High-level output current	V <sub>CC</sub> = 4.5 V			-24	mA	
		V <sub>CC</sub> = 5.5 V			-24		
		V <sub>CC</sub> = 3 V			12		
l <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 4.5 V			24	mA	
		V <sub>CC</sub> = 5.5 V			24		
Δt/Δν	Input transition rice or fall rate	Control pins	0		5	ns/V	
Δι/Δν	Input transition rise or fall rate	Data	0		10		
TA	Operating free-air temperature	-	-40		85	°C	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST COMPITIONS		T,	<u> </u> = 25°C		MAIN	MAY	LINIT
PA	RAWEIER	TEST CONDITIONS	vcc vcc	MIN	TYP	MAX	IVIIN	0.1 0.1 0.1 0.44 0.44 1.65 ±1	UNIT
			3 V	2.9			2.9		
		ΙΟΗ = – 50 μΑ	4.5 V	4.4			4.4		
$V_{OH} = \begin{array}{c ccccccccccccccccccccccccccccccccccc$		1							
		V							
			4.5 V	3.94			3.8		
	I <sub>OH</sub> = -24 mA	5.5 V	4.94			4.8			
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
			3 V			0.1		0.1	.1
		I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1	V
VOL   IOI   IOI		5.5 V			0.1		0.1		
	I <sub>OL</sub> = 12 mA	3 V			0.36		0.44		
		Jan 24 mA	4.5 V			0.36		0.44	
		IOL = 24 MA	5.5 V			0.36		0.44	
		I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V					1.65	
II	Control inputs	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1	μΑ
l <sub>OZ</sub> ‡	A or B ports	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±5	μΑ
		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80	μΑ
	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4.5				pF
Cio	A or B ports	$V_O = V_{CC}$ or GND	5 V		12				pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

 $<sup>\</sup>mbox{\ensuremath{\mbox{\ensuremath}\ensuremath}\ensuremath}}}}}}}}}}}}} \end{tabular between the input leakage current.}}}}} for the input leakage current in the construction of the construction} construction} construction} construction} construction} construction} construction construction} construction construction} construction construction} construction construction} construction construction construction} construction construction construction} construction construction} construction construction} construction} construction construction} construction construction} construction construction} construction construction construction construction construction construction construction construction} construction construction construction} construction construction} construction construction construction} construction construction construction construction construction} construction construction construction construction} construction construction construction} construction construction construction} construction construction construction construction} con$ 



### 74AC11652 OCTAL BUS TRANSCEIVER AND REGISTERS WITH 3-STATE OUTPUTS

SCAS088A - DECEMBER 1989 - REVISED APRIL 1996

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 2)

		T <sub>A</sub> = 25°C		MIN	MAX	UNIT
		MIN	MAX	IVIIIV	IVIAA	ONIT
fclock	Clock frequency	0	65	0	65	MHz
t <sub>W</sub>	Pulse duration, CLK high or low	7.7		7.7		ns
t <sub>su</sub>	Setup time, A or B before CLKAB↑ or CLKBA↑	6		6		ns
th	Hold time, A or B after CLKAB↑ or CLKBA↑	1	·	1		ns

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 2)

		T <sub>A</sub> = 25°C		MIN	MAX	UNIT
		MIN	MAX	IVIIIV	IVIAA	OMIT
fclock	Clock frequency	0	105	0	105	MHz
t <sub>W</sub>	Pulse duration, CLK high or low	4.8		4.8		ns
t <sub>su</sub>	Setup time, A or B before CLKAB↑ or CLKBA↑	4.5		4.5		ns
th	Hold time, A or B after CLKAB↑ or CLKBA↑	1		1		ns

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	T,	ղ = 25°C	;	MIN MAX	BA A V	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIV	WAX	UNIT
f <sub>max</sub>			65			65		MHz
t <sub>PLH</sub>	A or B	B or A	2.9	8.5	11.1	2.9	12.9	ns
tPHL		BUIA	3.9	10.3	12.9	3.9	14.2	115
t <sub>PLH</sub>	CLKBA or CLKAB	A or B	4.3	11.2	14.3	4.3	16.2	ns
t <sub>PHL</sub>		AUID	5.3	13.1	16.2	5.3	17.8	115
t <sub>PLH</sub>	SBA or SAB <sup>†</sup>	A or B	3.4	9.4	12	3.4	13.7	no
tPHL	(A or B high)	AUID	4.7	11.5	14.3	4.7	15.6 ns	
t <sub>PLH</sub>	SBA or SAB†	A or B	3.9	10.5	13.3	3.9	14.9	ns
tPHL	(A or B low)	AUID	4.8	12.1	16.3	4.8	17.7	115
<sup>t</sup> PZH	<del></del> <del>OEBA</del>	А	4.3	11.1	14.5	4.3	16.5	ns
tPZL	OEBA	A	5.2	14.4	19.8	5.2	22	115
<sup>t</sup> PHZ	OFDA	А	3.7	6.4	8.1	3.7	8.5	ns
tPLZ	OEBA	A	3.5	6	7.8	3.5	8.2	115
<sup>t</sup> PZH	OEAR	В	4.7	11.6	15	4.7	16.9	no
tpZL	OEAB	Ď	5.6	14.8	19.9	5.6	21.9	ns
<sup>t</sup> PHZ	OEAB	В	4	6.6	8.2	4	8.6	ns
t <sub>PLZ</sub>	OLAB	J J	3.5	6.1	7.7	3.5	8	115

<sup>†</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.



### 74AC11652 **OCTAL BUS TRANSCEIVER AND REGISTERS** WITH 3-STATE OUTPUTS SCAS088A - DECEMBER 1989 - REVISED APRIL 1996


# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
FARAWETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIV	IVIAA	ONIT
f <sub>max</sub>			105			105		MHz
<sup>t</sup> PLH	A or B	B or A	2.4	5.2	7.6	2.4	8.6	ns
t <sub>PHL</sub>		BULA	3.1	6	8.7	3.1	9.6	115
t <sub>PLH</sub>	CLKBA or CLKAB	A or B	3.6	6.7	9.5	3.6	10.7	ns
<sup>t</sup> PHL		AUID	4.4	7.8	10.8	4.4	12	115
t <sub>PLH</sub>	SBA or SAB (A or B high)	A or B	2.9	5.6	8.1	2.9	9.1	ns
t <sub>PHL</sub>		AUID	3.8	6.9	9.6	3.8	10.7	115
t <sub>PLH</sub>	SBA or SAB	A or B	3.3	6.2	8.8	3.3	9.9	ns
t <sub>PHL</sub>	(A or B low)	AUID	4	7.1	9.9	4	10.9	115
<sup>t</sup> PZH	OFDA	А	3.3	6.6	9.6	3.3	10.9	ns
tPZL	OEBA	A	4.2	7.4	10.9	4.2	12.2	115
<sup>t</sup> PHZ	OFDA	А	3.6	5.5	7.2	3.6	7.6	ns
tPLZ	OEBA	A	3.3	5	6.7	3.3	7.1	115
<sup>t</sup> PZH	OEAR	В	4.1	7.2	10.1	4.1	11.3	no
tPZL	OEAB	В	4.6	7.9	11.1	4.6	12.3	ns
t <sub>PHZ</sub>	OEAB	В	3.9	5.6	7.3	3.9	7.6	nc
t <sub>PLZ</sub>	VEAD	D	3.4	5.2	6.8	3.4	7.2	ns

### operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER			TEST CON	TYP	UNIT	
C <sub>pd</sub>	Dower dissination conscitones nor transceiver	Outputs enabled	C 50 pF	f = 1 MHz	60	pF
	Power dissipation capacitance per transceiver	Outputs disabled	$C_L = 50 \text{ pF},$	I = I IVIDZ	14	

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

**VOLTAGE WAVEFORMS** 

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_f = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .

**VOLTAGE WAVEFORMS** 

D. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated