

## OCTAL D-TYPE LATCH WITH 3-STATE OUTPUT

TC74HC373P	NON-INVERTING
TC74HC533P	INVERTING
TC74HC563P	INVERTING
TC74HC573P	NON-INVERTING

The TC74HC373, TC74HC533, TC74HC563 and TC74HC573 are high speed CMOS OCTAL LATCH with 3-STATE OUTPUT fabricated with silicon gate C2MOS technology.

These ICs achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

These 8-bit D-type latches are controlled by a latch enable input (LE) and a output enable input ( $\overline{OE}$ ). While the LE input is held in high level, the Q outputs will follow the data input precisely or inversely. When the LE is take low, the Q outputs will be latched precisely or inversely at the logic level of D input data.

While the  $\overline{OE}$  input is at low level, the eight outputs will be in a normal logic state (high or low logic level) and while high level the outputs will be in a high impedance state.


The application designer has a choise of combination of inverting and non-inverting outputs, symmetrical and neighboring input/output pin layout.

The TC74HC373 and the TC74HC573, the TC74HC533 and The TC74HC563 have the same function and the same characteristics respectively, but have the different pin layouts. The three-state output configuration and the wide choise of outline will make the bus-organized system simple.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

## FEATURES:

- . High Speed..... $t_{pd}=15\text{ns}(\text{Typ.})$  ( $V_{CC}=5\text{V}$ )
- . Low Power Dissipation..... $I_{CC}=4\mu\text{A}(\text{Max.})$  ( $T_a=25^\circ\text{C}$ )
- . High Noise Immunity..... $V_{NIH}=V_{NIL}=28\% V_{CC}(\text{Min.})$
- . Output Drive Capability.....15 LSTTL Loads
- . Symmetrical Output Impedance... $|I_{OH}|=I_{OL}=6\text{mA}$
- . Balanced Propagation Delays.... $t_{pLH}=t_{pHL}$
- . Wide Operating Voltage Range... $V_{CC}(\text{opr})=2\text{V}\sim6\text{V}$
- . Pin and Function Compatible with 74LS373/533/563/573



**PIN ASSIGNMENT (TOP VIEW)**



**TRUTH TABLE**

INPUTS			OUTPUTS	
OE	LE	D	Q (HC373, HC573)	$\bar{Q}$ (HC533, HC563)
H	X	X	Z	Z
L	L	X	No change	No change
L	H	L	L	H
L	H	H	H	L


X : Don't care

Z : High impedance


\* : Q/ $\bar{Q}$  outputs are latched at the time when the LE input is taken low logic level.

LOGIC DIAGRAM

TC74HC373 , TC74HC573



TC74HC533 , TC74HC563



ABSOLUTE MAXIMUM RATINGS


PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V <sub>CC</sub>	-0.5 ~ 7	V
DC Input Voltage	V <sub>IN</sub>	-0.5 ~ V <sub>CC</sub> +0.5	V
DC Output Voltage	V <sub>OUT</sub>	-0.5 ~ V <sub>CC</sub> +0.5	V
Input Diode Current	I <sub>IK</sub>	±20	mA
Output Diode Current	I <sub>OK</sub>	±20	mA
DC Output Current	I <sub>OUT</sub>	±25	mA
DC V <sub>CC</sub> /Ground Current	I <sub>CC</sub>	±50	mA
Power Dissipation	P <sub>D</sub>	500*	mW
Storage Temperature	T <sub>stg</sub>	-65 ~ 150	°C
Lead Temperature 10sec	T <sub>L</sub>	300	°C

\* 500mW in the range of Ta=-40°C ~ 65°C.  
and from Ta=65°C up to 85°C derating factor of -10mW/°C shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V <sub>CC</sub>	2 ~ 6	V
Input Voltage	V <sub>IN</sub>	0 ~ V <sub>CC</sub>	V
Output Voltage	V <sub>OUT</sub>	0 ~ V <sub>CC</sub>	V
Operating Temperature	T <sub>opr</sub>	-40 ~ 85	°C
Input Rise and Fall Time	t <sub>r, tf</sub>	0 ~ 1000 (V <sub>CC</sub> =2.0V) 0 ~ 500 (V <sub>CC</sub> =4.5V) 0 ~ 400 (V <sub>CC</sub> =6.0V)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT	
			V <sub>CC</sub>	MIN.	TYP.	MAX.	MIN.	MAX.	
High-Level Input Voltage	V <sub>IH</sub>		2.0	1.5	-	-	1.5	-	V
			4.5	3.15	-	-	3.15	-	
			6.0	4.2	-	-	4.2	-	
Low-Level Input Voltage	V <sub>IL</sub>		2.0	-	-	0.5	-	0.5	V
			4.5	-	-	1.35	-	1.35	
			6.0	-	-	1.8	-	1.8	
High-Level Output Voltage	V <sub>OH</sub>	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> =20μA	2.0	1.9	2.0	-	1.9	V
			I <sub>OH</sub> =-6mA	4.5	4.4	4.5	-	4.4	
			I <sub>OH</sub> =-7.8mA	6.0	5.9	6.0	-	5.9	
		V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> =-6mA	4.5	4.18	4.31	-	4.13	V
			I <sub>OH</sub> =-7.8mA	6.0	5.68	5.80	-	5.63	
			I <sub>OL</sub> =20μA	2.0	-	0.0	0.1	-	
Low-Level Output Voltage	V <sub>OL</sub>	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> =20μA	4.5	-	0.0	0.1	-	V
			I <sub>OL</sub> =6mA	6.0	-	0.0	0.1	-	
		I <sub>OL</sub> =7.8mA	I <sub>OL</sub> =6mA	4.5	-	0.17	0.32	-	mA
			I <sub>OL</sub> =7.8mA	6.0	-	0.18	0.32	-	
			V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> V <sub>OUT</sub> =V <sub>CC</sub> or GND	6.0	-	-	±0.5	-	
3-State Output Off-State Current	I <sub>OZ</sub>						±0.5	-	
Input Leakage Current	I <sub>IN</sub>	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0	-	-	±0.1	-	±1.0	
Quiescent Supply Current	I <sub>CC</sub>	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0	-	-	4.0	-	40.0	

AC ELECTRICAL CHARACTERISTICS ( $C_L=50\text{pF}$ , Input  $t_r=t_f=6\text{ns}$ )

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT
			V <sub>CC</sub>	MIN.	TYP.	MAX.	MIN.	
Output Transition Time	$t_{TLH}$		2.0	-	24	60	-	75
	$t_{THL}$		4.5	-	8	12	-	15
			6.0	-	6	10	-	13
Propagation Delay Time (LE - Q, $\bar{Q}$ )	$t_{pLH}$		2.0	-	82	175	-	210
	$t_{pHL}$		4.5	-	22	35	-	42
			6.0	-	19	30	-	36
Propagation Delay Time (D - Q, $\bar{Q}$ )	$t_{pLH}$		2.0	-	66	145	-	175
	$t_{pHL}$		4.5	-	18	29	-	35
			6.0	-	16	25	-	30
Minimum Pulse Width (LE)	$t_w(H)$		2.0	-	30	75	-	90
			4.5	-	8	15	-	18
			6.0	-	7	13	-	16
Minimum Set-up Time	$t_s$		2.0	-	10	75	-	90
			4.5	-	2	15	-	18
			6.0	-	2	13	-	16
Minimum Hold Time	$t_h$		2.0	-	-	50	-	60
			4.5	-	-	10	-	12
			6.0	-	-	9	-	11
Output Enable Time	$t_{pZL}$	$R_L=1\text{k}\Omega$	2.0	-	62	145	-	175
	$t_{pZH}$		4.5	-	18	29	-	35
			6.0	-	16	25	-	30
Output Disable Time	$t_{pLZ}$	$R_L=1\text{k}\Omega$	2.0	-	50	175	-	210
	$t_{pHZ}$		4.5	-	22	35	-	42
			6.0	-	20	30	-	36
Input Capacitance	$C_{IN}$			-	5	10	-	10
Output Capacitance	$C_{OUT}$			-	10	-	-	-
Power Dissipation Capacitance	$C_{PD(1)}$			-	41	-	-	-


Note (1)  $C_{PD}$  is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit).

Average operating current can be obtained by the equation hereunder.


$$I_{CC(\text{opr})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8 \text{ (per Latch)}$$

SWITCHING CHARACTERISTICS TEST WAVEFORM

$t_{PLH}, t_{PHL} (D = Q, \bar{Q})$



$t_{PLH}, t_{PHL} (LE = Q, \bar{Q}), t_s, t_h, t_w$





$t_{PLZ}, t_{PZL}$

The  $1k\Omega$  load resistors should be connected between outputs and  $V_{CC}$  line and the  $50pF$  load capacitors should be connected between outputs and GND line.


All inputs except  $\overline{OE}$  input should be connected to  $V_{CC}$  line or GND line such that outputs will be in low logic level while  $\overline{OE}$  input is held low.

$t_{PHZ}, t_{PZH}$


The  $1k\Omega$  load resistors and the  $50pF$  load capacitors should be connected between each output and GND line. All inputs except  $\overline{OE}$  input should be connected to  $V_{CC}$  or GND line such that output will be in high logic level while  $\overline{OE}$  input is held low.




I<sub>OH</sub> CHARACTERISTICS




I<sub>OL</sub> CHARACTERISTICS




t<sub>TLH</sub>, t<sub>THL-V<sub>CC</sub></sub> CHARACTERISTICS (TYP.)




t<sub>pHL</sub>, t<sub>pHl-V<sub>CC</sub></sub> CHARACTERISTICS (TYP.)




t<sub>pLZ</sub>, t<sub>pHZ-V<sub>CC</sub></sub> CHARACTERISTICS (TYP.)




t<sub>pZL</sub>, t<sub>pZH-V<sub>CC</sub></sub> CHARACTERISTICS (TYP.)




$t_{THL}, t_{THL-CL}$  CHARACTERISTICS (TYP.)



$t_{PLH}, t_{PHL-CL}$  CHARACTERISTICS (TYP.)



$t_w(LE)-V_{CC}$  CHARACTERISTICS (TYP.)



$I_{CC(\text{opr})}$  TEST CIRCUIT

