Burr-Brown Products from Texas Instruments

[OPA2652](http://focus.ti.com/docs/prod/folders/print/opa2652.html)

TM **Dual, 700MHz, Voltage-Feedback OPERATIONAL AMPLIFIER**

88

- •
- •
- •**HIGH OUTPUT CURRENT: 140mA**
- •**LOW SUPPLY CURRENT: 5.5mA/Ch**
- •
- •**LOW dG/d**φ**: 0.05%/0.03**°
- •**HIGH SLEW RATE: 335V/**µ**sec**
- •

APPLICATIONS

- •
- •
- •**ACTIVE FILTERS**
- •**PULSE DELAY CIRCUITS**
- • **LOW COST UPGRADE TO THE AD8056 OR EL2210 SINGLES DUALS TRIPLES QUADS NOTES**

FEATURES DESCRIPTION

 WIDEBAND BUFFER: 700MHz, ^G ⁼ +1 The OPA2652 is ^a dual, low-cost, wideband voltage **WIDEBAND LINE DRIVER: 200MHz, G ⁼ +2** feedback amplifier intended for price-sensitive applications. It features ^a high gain bandwidth product of 200MHz on only 5.5mA/channel quiescent current. Intended for operation on [±]5V supplies, it **ULTRA-SMALL PACKAGE: SOT23-8** also supports applications on ^a single supply from +6V to +12V with 140mA output current. Its classical differential input, voltage-feedback design allows wide application in active filters, integrators, **SUPPLY VOLTAGE:** $\pm 3V$ to $\pm 6V$ transimpedance amplifiers, and differential receivers.

The OPA2652 is internally compensated for unity gain stability. It has exceptional bandwidth (700MHz) **A/D DRIVERS** as a unity gain buffer, with little peaking (0dB typ).
 CONSUMER VIDEO Excellent DC accuracy is achieved with a low 1.5mV Excellent DC accuracy is achieved with a low 1.5mV input offset voltage and 300nA input offset current.

RELATED PRODUCTS

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Æ Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

[OPA2652](http://focus.ti.com/docs/prod/folders/print/opa2652.html)

SBOS125A–JUNE 2000–REVISED MAY 2006

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION(1)

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

PIN CONFIGURATION

ELECTRICAL CHARACTERISTICS: $V_s = \pm 5V$

At T_A = +25°C, G = +2, R_F = 402Ω, and R_L = 100Ω, unless otherwise noted. See [Figure](#page-9-0) 28 and Figure 29 for AC performance only. $\overline{}$

(1) Test levels: (A) 100% tested at +25°C. Over temperature limits set by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

(2) Junction temperature = ambient for $+25^{\circ}$ C tested specifications.

(3) Junction temperature ⁼ ambient at low temperature limit; junction temperature ⁼ ambient +23°C at high temperature limit for over temperature specifications.

(4) Current is considered positive-out-of node. V_{CM} is the input common-mode voltage.

ELECTRICAL CHARACTERISTICS: $V_s = \pm 5V$ (continued)

At T_A = +25°C, G = +2, R_F = 402Ω, and R_L = 100Ω, unless otherwise noted. See [Figure](#page-9-0) 28 and Figure 29 for AC performance only.

TYPICAL CHARACTERISTICS: $V_s = \pm 5V$

At T_A = +25°C, G = +2, R_F = 402 Ω , and R_L = 100 Ω , unless otherwise noted. See [Figure](#page-9-0) 28 and Figure 29.

Figure 3. Figure 4.

Figure 1. Figure 2.

TYPICAL CHARACTERISTICS: $V_s = \pm 5V$ (continued)

At T_A = +25°C, G = +2, R_F = 402 Ω , and R_L = 100 Ω , unless otherwise noted. See [Figure](#page-9-0) 28 and Figure 29.

TYPICAL CHARACTERISTICS: $V_s = \pm 5V$ (continued)

At T_A = +25°C, G = +2, R_F = 402 Ω , and R_L = 100 Ω , unless otherwise noted. See [Figure](#page-9-0) 28 and Figure 29.

100

10

1/2 OPA2652

200Ω

-۸Ä

₁₀₂₀

1

SBOS125A–JUNE 2000–REVISED MAY 2006

TYPICAL CHARACTERISTICS: $V_s = \pm 5V$ (continued)

CLOSED-LOOP OUTPUT IMPEDANCE vs FREQUENCY OUTPUT VOLTAGE AND CURRENT LIMITATIONS

At T_A = +25°C, G = +2, R_F = 402Ω, and R_L = 100Ω, unless otherwise noted. See [Figure](#page-9-0) 28 and Figure 29.

m

TШ

 \top \top \top

 $\overline{z_{0}}$

Output Impedance (22) Output Impedance (2) 0.1 0.01 $10k$ 10k 100k 1M 10M 100M 400M Frequency (Hz) **Figure 21. Figure 22. NONINVERTING OVERDRIVE RECOVERY INVERTING OVERDRIVE RECOVERY** 5 2.5 $G = +2$ $V_{\sf IN}$ 4 2.0 3 1.5 $V_{\Omega\cup T}$ Output Voltage (V) Output Voltage (V) δ 2 1.0 Input Voltage (V) nput Voltage 0.5 1 0 0

TYPICAL CHARACTERISTICS: $V_s = \pm 5V$ (continued)

At T_A = +25°C, G = +2, R_F = 402Ω, and R_L = 100Ω, unless otherwise noted. See [Figure](#page-9-0) 28 and Figure 29.

COMMON-MODE INPUT VOLTAGE RANGE AND OUTPUT SWING vs SUPPLY VOLTAGE

Figure 27.

APPLICATIONS INFORMATION

Wideband Voltage Feedback Operation

voltage feedback operational amplifier. Each channel is internally compensated to provide unity gain stability. The OPA2652 voltage feedback architecture features true differential and fully symmetrical inputs. This architecture minimizes offset errors, making the \overline{A} n additional resistor (174 Ω) is included in series OPA2652 well-suited for implementing filter and with the popinyerting input Combined with the 25Q OPA2652 well-suited for implementing filter and with the noninverting input. Combined with the 25Ω
instrumentation designs. As a dual operational DC source resistance looking back towards the amplifier, OPA2652 is an ideal choice for designs that require multiple channels where reduction of board space, power dissipation and cost are critical. Its AC performance is optimized to provide ^a gain bandwidth product of 200MHz and ^a fast rise time of 2.0ns, which is an important consideration in high-speed data conversion applications. The low high-speed data conversion applications. The low included between the two power-supply pins. In
DC input offset of ±1.5mV and drift of $\pm 5 \mu V^{\circ}C$ is practical printed circuit board (PCB) lavouts, this support high accuracy requirements. In applications requiring ^a higher slew rate and wider bandwidth, such as video and high bit rate digital communications, consider the dual current feedback Figure 29 shows the DC-coupled, gain of -1, bipolar OPA2694, or the OPA2691. Supply circuit configuration that is the basis of the

power-supply circuit configuration used as the basis of the [±]5V specifications and typical characteristics. This configuration is for one channel. The other channel is connected similarly. For test purposes, the input impedance is set to 50Ω with ^a resistor to ground and the output impedance is set to 50Ω with ^a series output resistor.

Figure 28. DC-Coupled, G= +2, Bipolar Supply, Specification and Test Circuit Specification and Test Circuit

Voltage swings reported in the specifications are The OPA2652 is a dual, low-power, wideband taken directly at the input and output pins, while output powers (dBm) are at the matched 50Ω load. For the circuit of Figure 28, the total effective load will be 100Ω || 804 $Ω$. Two optional components are included in Figure 28.

> DC source resistance looking back towards the signal generator, this additional resistor gives an input bias current cancelling resistance that matches the 201 $Ω$ source resistance seen at the inverting input (see the **DC [Accuracy](#page-14-0) and Offset Control** section). In addition to the usual power-supply decoupling capacitors to ground, ^a 0.1µF capacitor is practical printed circuit board (PCB) layouts, this optional-added capacitor typically improves the 2nd-harmonic distortion performance by 3dB to 6dB.

specifications and typical characteristics at $G = -1$. Figure 28 shows the DC-coupled, gain of +2, dual The input impedance matching resistor (57.6Ω) used for testing gives ^a 50Ω input load. A resistor (205Ω) connects the noninverting input to ground. This configuration provides the DC source resistance matching to cancel outputs errors arising from input bias current.

Figure 29. DC-Coupled, G= –1, Bipolar Supply,

Texas **INSTRUMENTS www.ti.com**

Differential ADC Driver

The circuit on the front page shows an OPA2652 driving the ADS807 analog-to-digital converter (ADC) differentially, at ^a gain of +2V/V. The outputs are AC-coupled to the converter to adjust for the difference in supply voltages. The 133 Ω resistors at the noninverting inputs minimize DC offset errors. The differential topology minimizes even-order distortion products, such as second-harmonic distortion.

Bandpass Filter

Figure 31 shows ^a single OPA2652 implementing ^a sixth-order bandpass filter. This filter cascades two second-order Sallen-Key sections with transmission zeros, and ^a double real pole section. It has 0.3dB of ripple, –3dB frequencies of 450kHz and 11MHz, and –23dB frequencies of 315kHz and 16MHz. The 20.0Ω resistor isolates the first OPA2652 output from capacitive loading. This configuration improves stability with minimal impact on the filter response. Figure 30 shows the nominal response simulated by SPICE.

SBOS125A–JUNE 2000–REVISED MAY 2006

Figure 30. Nominal Filter Response

Figure 31. Bandpass Filter

Video Line Driver

Figure 32 shows the OPA2652 used as ^a video line driver. Its outstanding differential gain and phase allow it to be used in studio equipment, while its low cost and SOT23-8 package option also support consumer applications.

Figure 32. Video Line Driver

Pulse Delay Circuit

circuit. This circuit cascades the two op amps in the of these are offered free of charge as unpopulated OPA2652, each forming a single pole, active allpass PCBs, delivered with a user's guide. The summary of the summary
filter. The overall gain is +1, and the overall delay information for these fixtures is shown in Table 1. filter. The overall gain is $+1$, and the overall delay through the filter is:

 $t_{GD} = n(2RC)$, overall group delay $n = 2$, the number of cascaded stages

Figure 33. Pulse Delay Circuit

 R_F and R_G need to be equal to maintain a constant circuits where parasitic capacitance and inductance gain magnitude. The rise and fall times of the input can have a major effect on circuit performance.
pulses, tr_{unn}, should be slow enough to prevent Check the Texas Instruments web site (www.ti.com) pulses, tr_(IN), should be slow enough to prevent Check the Texas Instruments web site ([www.ti.com\)](http://www.ti.com) pre-shoot artifacts in the response. The state of available SPICE products (note that not all parts

tr_(IN) \geq 5RC, minimal pre-shoot

Simple Bandpass Filter

bandpass filter. The OPA2652 is well-suited for this to distinguish between the package types in type of circuit because it is very stable at ^a noise gain of $+1$.

Figure 34. Inverting Bandpass Filter

DESIGN-IN TOOLS

Demonstration Fixtures

Two printed circuit boards (PCBs) are available to assist in the initial evaluation of circuit performance Figure 33 shows the OPA2652 used in a pulse delay using the OPA2652 in its two package options. Both

Table 1. Demonstration Fixtures for the OPA2652

PRODUCT	PACKAGE	ORDERING NUMBER	LITERATURE NUMBER
OPA2652U	SO-8	DEM-OPA-SO-2A	SBOU003
OPA2652E	SOT23-8	DEM-OPA-SOT-2A	SBOU001

The demonstration fixtures can be requested at the Texas Instruments web site ([www.ti.com\)](http://www.ti.com) through the [OPA2652](http://focus.ti.com/docs/prod/folders/print/opa2652.html) product folder.

Macromodels and Applications Support

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. This method is particularly true for video and RF amplifier have models). These models do ^a good job of predicting small-signal AC and transient performance under ^a wide variety of operating conditions. They do not do as well in predicting the harmonic distortion or dG/do characteristics. These models do not attempt Figure 34 shows the OPA2652 used as simple $dG/d\phi$ characteristics. These models do not attempt small-signal AC performance.

OPERATING SUGGESTIONS

Optimizing Resistor Values

Because the OPA2652 is ^a unity gain stable voltage feedback op amp, ^a wide range of resistor values may be used for the feedback and gain setting resistors. The primary limits on these values are set
by dynamic range (noise and distortion) and parasitic capacitance considerations. For ^a noninverting unity wideband voltage feedback op amp, all of the gain follower application, the feedback connection familiar op amp application circuits are available to should be made with a 25Ω resistor, not a direct the designer. Inverting operation is one of the more should be made with a 25Ω resistor, not a direct short. This configuration isolates the inverting input common requirements and offers several capacitance from the output pin and improves the performance benefits. [Figure](#page-9-0) 29 shows a typical frequency response flatness. Usually, the feedback inverting configuration. frequency response flatness. Usually, the feedback resistor value should be between 200 $Ω$ and 1.5k $Ω$. Below 200 Ω , the feedback network presents additional output loading that can degrade the harmonic distortion performance of the OPA2652. Above 1.5kΩ, the typical parasitic capacitance (approximately 0.2pF) across the feedback resistor may cause unintentional bandlimiting in the amplifier response.

A good rule of thumb is to target the parallel give the desired gain. This approach is the simplest, combination of R_F and R_G (see [Figure](#page-9-0) 28) to be less and results in optimum bandwidth and noise than approximately 300 Ω . The combined impedance performance. However, at low inverting gains, the R_F || R_G interacts with the inverting input criting feedback resistor value can present a capacitance, placing an additional pole in the significant load to the amplifier output. For an capacitance, placing an additional pole in the feedback network, and thus a zero in the forward inverting gain of -1, setting R_G to 50Ω for input response. Assuming a 2pF total parasitic on the matching eliminates the need for R_M but requires a response. Assuming a 2pF total parasitic on the inverting node, holding R_F $|| R_G < 300\Omega$ keeps this 50_W feedback resistor. This configuration has the pole above 250MHz. By itself, this constraint implies interesting advantage that the noise gain becomes pole above 250MHz. By itself, this constraint implies interesting advantage that the noise gain becomes that the feedback resistor R_F can increase to several equal to 2 for a 50 Ω source impedance—the same that the feedback resistor R_F can increase to several kΩ at high gains. This increase is acceptable as long as the noninverting circuits considered above. as the pole formed by R_F and any parasitic However, the amplifier output now sees the 50 Ω capacitance appearing in parallel is kept out of the feedback resistor in parallel with the external load. In frequency range of interest. general, the feedback resistor should be limited to

Bandwidth vs Gain: Noninverting Operation

Voltage feedback op amps exhibit decreasing closed-loop bandwidth as the signal gain is increased. In theory, this relationship is described by the Gain Bandwidth Product (GBP) shown in the specifications. Ideally, dividing GBP by the The second major consideration, touched on in the noninverting signal gain (also called the Noise Gain, previous paragraph, is that the signal source or NG) predicts the closed-loop bandwidth. In impedance becomes part of the noise gain equation practice, this prediction only holds true when the and influences the bandwidth. For the example in phase margin approaches 90° , as it does in high Figure 29, the R_M value combines in parallel with the gain configurations. At low gains (increased external 50Ω source impedance, yielding an effective feedback factor), most amplifiers exhibit a wider driving impedance of 50Ω || 57.6Ω = 26.8Ω. This bandwidth and lower phase margin. The OPA2652 is impedance is added in series with R_G for calculating compensated to give a flat response in a the noise gain (NG). The resulting NG is 1.94 for compensated to give a flat response in a noninverting gain of 1 (see [Figure](#page-9-0) 28). This Figure 29 (an ideal source would cause $NG = 2.00$). configuration results in ^a typical gain of +1 bandwidth of 700MHz, far exceeding that predicted by dividing the 200MHz GBP by $N\overline{G} = 1$. Increasing the gain

causes the phase margin to approach 90° and the bandwidth to more closely approach the predicted value of (GBP/NG). At ^a gain of +5, the 45MHz bandwidth shown in the Electrical Characteristics is close to that predicted using this simple formula.

Inverting Amplifier Operation

Because the OPA2652 is a general-purpose,

In the inverting configuration, three key design consideration must be noted. First, the gain resistor (R_G) becomes part of the signal channel input impedance. If input impedance matching is desired (which is beneficial whenever the signal is coupled through ^a cable, twisted pair, long PCB trace or other transmission line conductor), R_G may be set equal to the required termination value and R_F adjusted to performance. However, at low inverting gains, the resulting feedback resistor value can present a the 200Ω to 1.5kΩ range. In this case, it is preferable to increase both the \overline{R}_F and \overline{R}_G values as shown in [Figure](#page-9-0) 29, and then achieve the input matching impedance with a third resistor (R_M) to ground. The total input impedance becomes the parallel combination of R_G and R_M .

[Figure](#page-9-0) 29, the R_M value combines in parallel with the driving impedance of 50Ω || 57.6Ω = 26.8Ω. This impedance is added in series with R_G for calculating

The third important consideration in inverting amplifier design is setting the bias current cancellation resistor on the noninverting input (R_B) . If this resistor is set equal to the total DC resistance looking out of the inverting node, the output DC

error, as ^a result of the input bias currents, is directly on the output pin. When the amplifier reduced to (Input Offset Current) • R_F . If the 50 Ω open-loop output resistance is considered, this source impedance is DC-coupled in [Figure](#page-9-0) 29, the capacitive load introduces an additional pole in the total resistance to ground on the inverting input will signal path that can decrease the phase margin. be 429Ω. Combining this in parallel with the Several external solutions to this problem have been feedback resistor gives 208Ω, which is close to the suggested. When the primary considerations are R_B = 205 Ω used in [Figure](#page-9-0) 29. To reduce the frequency response flatness, pulse response fidelity, additional high-frequency noise introduced by this and/or distortion, the simplest and most effective resistor, it is sometimes bypassed with a capacitor. Solution is to isolate the capacitive load from the As long as $R_B < 300\Omega$, the capacitor is not required feedback loop by inserting a series isolation resistor since its total noise contribution is much less than between the amplifier output and the capacitive load. that of the op amp input noise voltage. This resistor does not eliminate the pole from the

Output Current and Voltage

The OPA2652 specifications in the spec table, though familiar in the industry, consider voltage and current limits separately. In many applications, it is the voltage • current, or VI product, that is more The Typical Characteristics show the recommended relevant to circuit operation. Refer to the *[Output](#page-7-0)* R_S versus capacitive load and the resulting *Voltage and Current Limitations* plot in the Typical frequency response at the load. Parasitic capacitive Characteristics. The X and Y axes of this graph show loads greater than 2pF can begin to degrade the the zero-voltage output current limit and the zero berformance of the OPA2652. Long PCB traces, current output voltage limit, respectively. The four unmatched cables, and connections to multiple current output voltage limit, respectively. The four quadrants give ^a more detailed view of the device devices can easily exceed this value. Always output drive capabilities, noting that the graph is consider this effect carefully, and add the bounded by a Safe Operating Area of 1W maximum recommended series resistor as close as possible to bounded by a Safe Operating Area of 1W maximum internal power dissipation (500mW for each the OPA2652 output pin (see **Board [Layout](#page-15-0)** channel). Superimposing resistor load lines onto the **[Guidelines](#page-15-0)**). plot shows that the OPA2652 can drive [±]2.2V into 50Ω or $±2.5V$ into 100Ω without exceeding the output capabilities, or the 1W dissipation boundary line.

To maintain maximum output stage linearity, no output short-circuit protection is provided. This load impedance improves distortion directly.
configuration will not normally be a problem since Remember that the total load includes the feedback configuration will not normally be a problem since most applications include ^a series matching resistor network; in the noninverting configuration at the output that limits the internal power dissipation ([Figure](#page-9-0) 28), this is sum of $R_F + R_G$, while in the in the in the interpreneur of the output side of this resistor is shorted to ground. Inverting configuration, it i However, shorting the output pin directly to the an additional supply decoupling capacitor (0.1µF) adjacent positive power supply pin will, in most between the supply pins (for bipolar operation) adjacent positive power supply pin will, in most between the supply pins (for bipolar operation)
cases, destroy the amplifier. Including a small series improves the 2nd-order distortion slightly (3dB to cases, destroy the amplifier. Including a small series improves improves the 2nd-order distor (5Ω) in the power-supply line will protect 6dB). resistor (5 $Ω$) in the power-supply line will protect against this. Always place the 0.1µF decoupling capacitor directly on the supply pins.

Driving Capacitive Loads

One of the most demanding and yet very common load conditions for an op amp is capacitive loading. Often, the capacitive load is the input of an
analog-to-digital (A/D) converter—including converter—including additional external capacitance that may be recommended to improve A/D linearity. A high-speed amplifier such as the OPA2652 can be very susceptible to decreased stability and closed-loop response peaking when ^a capacitive load is placed

loop response, but rather shifts it and adds ^a zero at ^a higher frequency. The additional zero acts to cancel the phase lag from the capacitive load pole, thus increasing the phase margin and improving stability.

frequency response at the load. Parasitic capacitive

Distortion Performance

The OPA2652 provides good distortion performance into a 100 Ω load on $\pm 5V$ supplies. Increasing the inverting configuration, it is only R_F . Also, providing an additional supply decoupling capacitor (0.1 μ F)

It is also true that increasing the output voltage swing increases harmonic distortion.

Noise Performance

The OPA2652 input-referred voltage noise $(8nV/\sqrt{Hz})$, and the two input-referred current noise terms (1.4pA/ \sqrt{Hz}), combine to give low output noise under ^a wide variety of operating conditions. [Figure](#page-14-0) 35 shows the op amp noise analysis model with all the noise terms included. In this model, all noise terms are taken to be noise voltage or current density terms in either nV/ \sqrt{Hz} or pA/ \sqrt{Hz} .

Figure 35. Op Amp Noise Analysis Model

The total output spot noise voltage can be computed as the square root of the sum of all squared output noise voltage contributors. Equation 1 shows the general form for the output noise voltage using the terms shown in Figure 35.

$$
E_{N} = \sqrt{E_{Nl}^{2} + (I_{BN}R_{S})^{2} + 4kTR_{S} + (\frac{I_{BI}R_{F}}{NG})^{2} + \frac{4kTR_{F}}{NG}}
$$
\n(1)

 R_F/R_G) gives the equivalent input-referred spot noise offset trim method, one key consideration is the voltage at the noninverting input, as shown in impact on the desired signal path frequency
Equation 2.
Figuation 2.

$$
E_{O} = \sqrt{\left(E_{Ni}^{2} + (I_{BN}R_{S})^{2} + 4kTR_{S}}\right)NG^{2} + (I_{Bi}R_{F})^{2} + 4kTR_{F}NG}
$$
\n(2)

Evaluating these two equations for the OPA2652 circuit and component values shown in [Figure](#page-9-0) 28 gives a total output spot noise voltage of $17nV/\sqrt{Hz}$ and ^a total equivalent input spot noise voltage of 8.4nV/ \sqrt{Hz} . This noise includes the noise added by the bias current cancellation resistor (205Ω) on the noninverting input. This total input-referred spot noise voltage is only slightly higher than the 8nV/ \sqrt{Hz} specification for the op amp voltage noise alone. This result will be the case as long as the impedances appearing at each op amp input are limited to the previously recommend maximum value of 300Ω. Keeping both $(R_F || R_G)$ and the noninverting input source impedance less than 300Ω satisfies both noise and frequency response flatness considerations. Since the resistor-induced noise is relatively negligible, additional capacitive decoupling across the bias current cancellation resistor (R_B) for the inverting op amp configuration of [Figure](#page-9-0) 29 is not required.

SBOS125A–JUNE 2000–REVISED MAY 2006

DC Accuracy and Offset Control

The balanced input stage of ^a wideband voltage feedback op amp allows good output DC accuracy in ^a wide variety of applications. Although the high-speed input stage does require relatively high input bias current (typically 4µA out of each input terminal), the close matching between them may be used to significantly reduce the output DC error caused by this current. This reduction is done by matching the DC source resistances appearing at the two inputs. This matching reduces the output DC error resulting from the input bias currents to the offset current times the feedback resistor. Evaluating the configuration of [Figure](#page-9-0) 28, using worst-case +25°C input offset voltage and current specifications, gives ^a worst-case output offset voltage equal to:

$$
\pm (NG \cdot V_{OS(MAX)}) \pm (R_F \cdot I_{OS(MAX)})
$$

 $= \pm (1.94 \cdot 7.0 \text{mV}) \pm (402 \Omega \cdot 1.0 \mu \text{A})$

$$
= \pm \ 14.0 mV
$$

 $(NG =$ noninverting signal gain)

A fine scale output offset null, or DC operating point adjustment, is often required. Numerous techniques are available for introducing DC offset control into an op amp circuit. Most of these techniques add ^a DC Dividing this expression by the noise gain (NG = 1 + current through the feedback resistor. In selecting an $R_z(R_z)$ gives the equivalent input-referred spot noise offset trim method, one key consideration is th response. If the signal path is intended to be noninverting, the offset control is best applied as an inverting summing signal to avoid interaction with the signal source. If the signal path is intended to be inverting, applying the offset control to the noninverting input may be considered. However, the DC offset voltage on the summing junction sets up ^a DC current back into the source which must be considered. Applying an offset adjustment to the inverting op amp input can change the noise gain and frequency response flatness. For ^a DC-coupled inverting amplifier, [Figure](#page-15-0) 36 shows one example of an offset adjustment technique that has minimal impact on the signal frequency response. In this case, the DC offset current is brought into the inverting input node through resistor values that are much larger than the signal path resistors. This configuration ensures that the adjustment circuit has minimal effect on the loop gain, and therefore on the frequency response as well.

Offset Adjustment

Thermal Analysis

extreme operating conditions. Maximum desired power-supply pins to high-frequency 0.1µ^F junction temperature will set the maximum allowed internal power dissipation as described below. In no case should the maximum junction temperature be allowed to exceed 175°C.

Operating junction temperature (T_J) is given by $T_A +$ power-supply connections should always be $P_D \bullet \theta_{JA}$. The total internal power dissipation (P_D) is decoupled with these capacitors. An optional supply the sum of quiescent power (P_{DQ}) and additional decoupling capacitor $(0.1\mu F)$ across the two power
power dissipated in the output stage (P_{DL}) to deliver supplies (for bipolar operation) will improve 2nd power dissipated in the output stage (P_{DL}) to deliver supplies (for bipolar operation) will improve 2nd
load power. Quiescent power is simply the specified sharmonic distortion performance. Larger (2.2uF to load power. Quiescent power is simply the specified harmonic distortion performance. Larger (2.2µF to
no-load supply current times the total supply voltage and a surfinity decoupling capacitors effective at lower across the part. P_{DL} depends on the required output signal and load; for a grounded resistive load, P_{DL} is pins. These capacitors may be placed somewhat at a maximum when the output is fixed at a voltage $\frac{1}{2}$ farther from the device and may be shared among equal to 1/2 of either supply voltage (for equal several devices in the same area of the PCB. bipolar supplies). Under this condition, P_{DL} = ^V **c) Careful selection and placement of external** S 2 /(4 • RL) where R^L includes feedback network loading.

Note that it is the power in the output stage, and not a very low reactance type. Surface-mount resistors
into the load, that determines internal power work best and allow a tighter overall layout. Metal dissipation.

As an example, compute the maximum T_J using an OPA2652E (SOT23-8 package) in the circuit of [Figure](#page-9-0) 28 operating at the maximum specified ambient temperature of +85°C and with both outputs driving 2.5V_{DC} into a grounded 100Ω load.

 P_D = 10V • 15.5mA + 2 [5²/(4 • [100Ω||804Ω])] =
296mW

Maximum T_J = $+85^{\circ}C + (0.30W \cdot 150^{\circ}C/W) = 130^{\circ}C$

This absolute worst-case condition meets the specified maximum junction temperature. Actual P_{DL} will almost always be less than that considered here. Carefully consider maximum T_J in your application.

BOARD LAYOUT GUIDELINES

Achieving optimum performance with ^a high-frequency amplifier such as the OPA2652 requires careful attention to board layout parasitics and external component types. Recommendations that will optimize performance include:

a) Minimize parasitic capacitance to any AC ground for all of the signal I/O pins. Parasitic capacitance on the output and inverting input pins can cause instability: on the noninverting input, it can react with the source impedance to cause unintentional bandlimiting. To reduce unwanted capacitance, ^a window around the signal I/O pins **Figure 36. DC-Coupled, Inverting Gain of –2, with** should be opened in all of the ground and power planes around those pins. Otherwise, ground and power planes should be unbroken elsewhere on the board.

Heatsinking or forced airflow may be required under **b) Minimize the distance** (< 0.25") from the decoupling capacitors. At the device pins, the ground and power plane layout should not be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. The 6.8µF) decoupling capacitors, effective at lower frequency, should also be used on the main supply

> **components will preserve the high frequency performance of the OPA2652.** Resistors should be work best and allow a tighter overall layout. Metal film or carbon composition axiallyleaded resistors can also provide good high frequency performance. Again, keep resistor leads and PCB traces as short as possible. Never use wirewound type resistors in ^a high-frequency application. Since the output pin and inverting input pin are the most sensitive to parasitic capacitance, always position the feedback and series output resistor, if any, as close as possible to the output pin. Other network components, such as noninverting input termination resistors, should also be placed close to the package. Where double-side component mounting is allowed, place the feedback resistor directly under the package on the other side

of the board between the output and inverting input devices to be handled as separate transmission pins. Even with ^a low parasitic capacitance shunting lines, each with respective series and shunt the external resistors, excessively high resistor terminations. If the 6dB attenuation of a
values can-create-significant-time-constants-that-can doubly-terminated-transmission-line-is-unacceptable. values can create significant time constants that can degrade performance. Good axial metal film or ^a long trace can be series-terminated at the source surface-mount resistors have approximately 0.2pF in end only. Treat the trace as a capacitive load in this shunt with the resistor. For resistor values >1.5kΩ, case and set the series resistor value as shown in this parasitic capacitance can add a pole and/or zero the plot of Recommended R_s vs Capacitive Load below 500MHz that can effect circuit operation. Keep ([Figure](#page-6-0) 17). This configuration will not preserve resistor values as low as possible consistent with signal integrity as well as a doubly-terminated line. If load driving considerations. The 402Ω feedback the input impedance of the destination device is low, used in the typical performance specifications is a there will be some signal attenuation due to the good starting point for design. Note that a 25Ω voltage divider formed by the series output into the good starting point for design. Note that a 25 Ω feedback resistor, rather than ^a direct short, is terminating impedance. suggested for the unity gain follower application. This effectively isolates the inverting input capacitance from the output pin that would otherwise cause additional peaking in the gain of +1 frequency response.

d) Connections to other wideband devices on the board may be made with short direct traces or results are obtained by soldering the OPA2652 through onboard transmission lines. For short directly onto the board. connections, consider the trace and the input to the next device as ^a lumped capacitive load. Relatively wide traces (50mils to 100mils) should be used, preferably with ground and power planes opened up around them. Estimate the total capacitive load and set R_s from the plot of Recommended R_s vs Capacitive Load ([Figure](#page-6-0) 17). Low parasitic capacitive loads (< $5pF$) may not need an R_S since the OPA2652 is nominally compensated to operate with ^a 2pF parasitic load. Higher parasitic capacitive loads without an R_S are allowed as the signal gain increases (increasing the unloaded phase margin) If These diodes provide moderate protection to input a long trace is required, and the 6dB signal loss overdrive voltages above the supplies as well. The intrinsic to a doubly-terminated transmission line is supprection diodes can typically support 30mA intrinsic to a doubly-terminated transmission line is dividection diodes can typically support 30mA
acceptable, implement a matched impedance dontinuous current. Where higher currents are acceptable, implement a matched impedance continuous current. Where higher currents are transmission line using microstrip or stripline possible (for example in systems with $\pm 15V$ supply transmission line using microstrip or stripline bossible (for example, in systems with ±15V supply techniques (consult an ECL design handbook for boarts driving into the OPA2652), current-limiting techniques (consult an ECL design handbook for parts driving into the OPA2652), current-limiting microstrip and stripline layout techniques). A 50Ω series resistors should be added into the two inputs. microstrip and stripline layout techniques). A 50 Ω series resistors should be added into the two inputs.

environment is normally not necessary on board, and Keep these resistor values as low as possible since environment is normally not necessary on board, and
in fact, a higher impedance environment will improve bigh values degrade both noise performance and distortion as shown in the distortion versus load frequency response. plots. With ^a characteristic board trace impedance defined (based on board material and trace dimensions), ^a matching series resistor into the trace from the output of the OPA2652 is used as well as ^a terminating shunt resistor at the input of the destination device. Remember also that the terminating impedance will be the parallel combination of the shunt resistor and the input impedance of the destination device; this total effective impedance should be set to match the trace impedance. The high output voltage and current capability of the OPA2652 allows multiple destination

SBOS125A–JUNE 2000–REVISED MAY 2006

e) Socketing ^a high-speed part like the OPA2652 is not recommended. The additional lead length and pin-to-pin capacitance introduced by the socket can create an extremely troublesome parasitic network that can make it almost impossible to achieve a smooth, stable frequency response. Best

Input and ESD Protection

The OPA2652 is built using ^a very high-speed complementary bipolar process. The internal junction breakdown voltages are relatively low for these very small geometry devices. These breakdowns are reflected in the Absolute [Maximum](#page-1-0) Ratings table. All device pins are protected with internal ESD protection diodes to the power supplies as shown in Figure 37.

high values degrade both noise performance and

Figure 37. Internal ESD Protection

Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent>for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

PACKAGE OPTION ADDENDUM

www.ti.com 10-Jun-2014

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS
INSTRUMENTS

TAPE DIMENSIONS

TAPE AND REEL INFORMATION

*All dimensions are nominal

TEXAS
INSTRUMENTS

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012

*All dimensions are nominal

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated